Impact Factor:6.549
 Scopus Suggested Journal: Tracking ID for this title suggestion is: 55EC484EE39417F0

International Journal
of Computer Engineering in Research Trends (IJCERT)

Scholarly, Peer-Reviewed, Platinum Open Access and Multidisciplinary




Welcome to IJCERT

International Journal of Computer Engineering in Research Trends. Scholarly, Peer-Reviewed, Platinum Open Access and Multidisciplinary

ISSN(Online):2349-7084                 Submit Paper    Check Paper Status    Conference Proposal

Back to Current Issues

Design and implementation of carry select adder for 128 bit low power

DOMA ANISHA RANI, AL.SHABNA SAMANTHA TERA, , ,
Affiliations
(M.Tech) VLSI, Dept. of ECE
Associate Professor, Dept. of ECE Priyadarshini Institute of Technology & Management
:NOT ASSIGNED


Abstract
Carry Select Adder is a prompt adder that is employed in processing of data processors for functioning quick arithmetic functions. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, the scope is to reduce the area of CSLA based on the efficient gate-level modification. In this paper 128 bit Regular Linear CSLA, Modified Linear CSLA, Regular Square-root CSLA (SQRT CSLA) and Modified SQRT CSLA architectures have been developed. To decrease area with insignificant speed penalty, set up a multiplexer basis add one circuit was projected. Based on this modification a new modified 32-Bit Square-root CSLA (SQRT CSLA) architecture has been developed. The modified architecture has been developed using Common Boolean Logic (CBL). The area of proposed design illustrates a decrease in support of 128-bit sizes which indicates attainment of method and not an easy trade-off of obstruction for area.


Citation
DOMA ANISHA RANI,AL.SHABNA SAMANTHA TERA."Design and implementation of carry select adder for 128 bit low power". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 11,pp.835-840, November- 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1127.pdf,


Keywords : Area efficient, Square-root CSLA (SQRT CSLA), Common Boolean Logic (CBL), Binary to Excess-1 CONVERTER (BEC).

References
[1] Y. He, C. H. Chang, and J. Gu, "An area efficient 64- Bit square Root carry-select adder for low powerApplications, " in Proc. IEEE Int. Symp.Circuits Syst.,vol. 4, pp. 4082-4085, 2005. 
[2] P. Sreenivasulu, K. Srinivasa rao, Malla Reddy and A. Vinay Babu, “Energy and area efficient carry select adder on a reconfigurable hardwware”, International Journal of Engineering Research and Applicaions, vol. 2, Issue. 2, pp. 436-440, Mar 2012.
[3] “Enhanced Area Efficient Architecture for 128 bit Modified CSLA”, R.Priya, J.Senthil Kumar, 2013 
[4] I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin and Chien-Chang Peng, “An area efficient carry select adder design by sharing the common boolean logic term”, Proceedings on the International Multiconference of Engineering and computer scientist, IMECS 2012 
[5] Padma Devi, Ashima Girdher and Balwinder Singh"Improved Carry Select Adder with Reduced Areaand Low Power Consumption, " International Journalof Computer Applications, Vo1.3, No.4, pp. 14- 18,1998. 
[6]Edison A. J and C. S. Manikanda babu, “An efficient CSLA architecture for VLSI hardware implementation”, Interanational Journal for Mechanical and Industrial Engineering, vol. 2, Issue 5, 2012 
[7] B. Ramkumar, H.M. Kittur, and P. M. Karman, "ASICimplementation of modified faster carry save adder, "Eur. J. Sci. Res., vol. 42, no. 1, pp.53-58, 2010 
[8] He, Y. Chang, C. H. and Gu, J. "An Area Efficient 64- Bit Square Root Carry-Select Adder For Low PowerApplications, " in Proc. IEEE Int. Symp. Circuits Syst.,Vol.4, pp. 4082-4085, 2005 
[9]B. Ramkumar and Harish M Kittur, “Low power and area efficient carry select adder”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 371-375, Feb 2012. 
[10] J. M. Rabaey, Digital Integrated Circuits-A Design Perspective, Upper Saddle River, NJ: Prentice-Hall, 2001 
[11]R. Priya and J. Senthilkumar, “Implementation and comparision of effective area efficient architecuture for CSLA”, Proceedings of IEEE InternationalConference on Emerging trends in Computing, Communicaton and Nano Technology, pp. 287-292, 2013 
[12] An Efficient Csla Architecture For Vlsi Hardware Implementation Edison A.J, Mr. C.S.Manikanda Babu, 2012 
[13] Akhilesh Tyagi, "A Reduced-Area Scheme for CarrySelectAdders," IEEE Transactions on Computers,Vo1.42, No.1 0, pp.1l63-1170, 1993. 
[14]B. Ramkumar , Harish M Kittur and P. M. Kannan, “ASIC implementation of modified faster carry save adder”, Eur. J. Sci. Res. , vol. 42, no. 1, pp. 53-58, Jun 2010. 
[15] “An Efficient SQRT Architecture of Carry Select Adder Design by Common Boolean Logic, Ms. S.Manjui, Mr. V. Sornagopae, 2013


DOI Link : NOT ASSIGNED

Download :
  V2I1127.pdf


Refbacks : Currently there are no Refbacks

Support Us


We have kept IJCERT is a free peer-reviewed scientific journal to endorse conservation. We have not put up a paywall to readers, and we do not charge for publishing. But running a monthly journal costs is a lot. While we do have some associates, we still need support to keep the journal flourishing. If our readers help fund it, our future will be more secure.

Quick Links



DOI:10.22362/ijcert


Science Central

Score: 13.30





Submit your paper to editorijcert@gmail.com