Impact Factor:6.549
 Scopus Suggested Journal: Tracking ID for this title suggestion is: 55EC484EE39417F0

International Journal
of Computer Engineering in Research Trends (IJCERT)

Scholarly, Peer-Reviewed, Platinum Open Access and Multidisciplinary




Welcome to IJCERT

International Journal of Computer Engineering in Research Trends. Scholarly, Peer-Reviewed, Platinum Open Access and Multidisciplinary

ISSN(Online):2349-7084                 Submit Paper    Check Paper Status    Conference Proposal

Back to Current Issues

FPGA Based Efficient Implementation of Viterbi Decoder

BEERAM RAJ MOHAN REDDY, BELLAM VARALAKSHMI, , ,
Affiliations
(M.Tech) VLSI, Dept. of ECE
Assistant Professor, Dept. of ECE Priyadarshini Institute of Technology & Management
:NOT ASSIGNED


Abstract
Convolutional encoding is a forward error correction technique that is used for correction of errors at the receiver end. The Viterbi algorithm, which is the most extensively employed decoding algorithm for convolutional codes. In this paper, we present a Spartan XC3S400A Field- Programmable Gate Array efficient implementation of Viterbi Decoder with a constraint length of 3 and a code rate of 1/3. The proposed architecture can be realized by an Adaptive Viterbi Decoder having constraint length, K of 3 and a code rate (k/n) of 1/2 using Verilog HDL. Simulation is done using Xilinx ISE 12.4i design software and it is targeted into Xilinx Virtex-5, XC5VLX110T FPGA. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameters in today’s wireless technology. In this paper, a high speed feed forward viterbi decoder has been designed using track back architecture and embedded BRAM of target FPGA. It shows that the larger the constraint length used in a convolutional encoding process, the more powerful the code produced.


Citation
BEERAM RAJ MOHAN REDDY,BELLAM VARALAKSHMI."FPGA Based Efficient Implementation of Viterbi Decoder". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 12,pp.1076-1082, December- 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1246.pdf,


Keywords : Convolutional encoding, Viterbi decoder, Path Metric, branch metric, FPGA, Xilinx, Modelsim.

References
[1] Altera Corporation. Apex II data sheet, 2001.V http://www.altera.com. 
[2] Annapolis Microsystems, Inc. WILD-ONE Reference Manual, 1999. 
[3] W. Burleson, R. Tessier, D. Goeckel, S.Swaminathan, P. Jain, J. Euh, S. Venkatraman, and V. Thyagarajan. Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations for Improved Performance and Reduced Power. In IEEE Conference on Acoustics, Speech, and Signal Processing, May 2001. 
[4] F. Chan and D. Haccoun. Adaptive Viterbi Decoding of Convolutional Codes over Memoryless Channels IEEETransactions on Communications, 45(11):1389– 1400, Nov. 1997. 
[5] M. Kivioja, J. Isoaho, and L. Vanska. Design and Implementation of a Viterbi Decoder with FPGAs. Journal of VLSI Signal Processing, 21(1):5–14, May 1999. 
[6] C. F. Lin and J. B. Anderson. M-algorithm Decoding of Channel Convolutional Codes. In Proceedings, Princeton Conference of Information Science and Systems, pages 362–366, Princeton, NJ, Mar. 1986. 
[7] A. Michelson and A. Levesque. Error-control Techniques for Digital Communication. John Wiley and Sons, New York, NY,1985.
 [8] B. Pandita and S. K. Roy. Design and Implementation of a Viterbi Decoder Using FPGAs. In Proceedings, IEEE International Conference on VLSI Design, pages 611–614, Jan. 1999. 
[9] J. Proakis. Digital Communications. McGraw-Hill, New York, NY, 1995. 
[10] H. Schmit and D. Thomas. Hidden Markov Modelling and Fuzzy Controllers in FPGAs. In Proceedings, IEEE Workshop on FPGA-based Custom Computing Machines, pages 214–221,Napa, Ca, Apr. 1995. 
[11] S. J. Simmons. Breath-first Trellis Decoding with Adaptive Effort. IEEE Transactions on Communications, 38:3–12, Jan. 1990.
 [12] S. Swaminathan. An FPGA-based Adaptive Viterbi Decoder. Master’s thesis, University of Massachusetts, Amherst, Department of Electrical and Computer Engineering, 2001. 
[13] R. Tessier and W. Burleson. Reconfigurable Computing and Digital Signal Processing: A Survey. Journal of VLSI Signal Processing, 28(1):7–27, May 2001. 
[14] Texas Instruments, Inc. TMS320C6201 DSP Data Sheet, 2001.
[15] Xilinx Corporation. Virtex II data sheet, 2001. http://www.xilinx.com.


DOI Link : NOT ASSIGNED

Download :
  V2I1246.pdf


Refbacks : Currently there are no Refbacks

Support Us


We have kept IJCERT is a free peer-reviewed scientific journal to endorse conservation. We have not put up a paywall to readers, and we do not charge for publishing. But running a monthly journal costs is a lot. While we do have some associates, we still need support to keep the journal flourishing. If our readers help fund it, our future will be more secure.

Quick Links



DOI:10.22362/ijcert


Science Central

Score: 13.30





Submit your paper to editorijcert@gmail.com