Impact Factor:6.549
 Scopus Suggested Journal: Tracking ID for this title suggestion is: 55EC484EE39417F0

International Journal
of Computer Engineering in Research Trends (IJCERT)

Scholarly, Peer-Reviewed, Platinum Open Access and Multidisciplinary




Welcome to IJCERT

International Journal of Computer Engineering in Research Trends. Scholarly, Peer-Reviewed, Platinum Open Access and Multidisciplinary

ISSN(Online):2349-7084                 Submit Paper    Check Paper Status    Conference Proposal

Back to Current Issues

Analog and Digital PLL with Single Ended Ring VCO for “Full Swing Symmetrical Even Phase Outputs”

Moulika Devi Vankala, G.P.S Prasanthi, , ,
Affiliations

:


Abstract
The most versatile application of a phase locked loop (PLL) is clock generation and clock recovery in microprocessors, networking, wired and wireless communication system and frequency synthesizers. Voltage controlled oscillators (VCO) are the important and crucial building block in the PLL. This paper proposes a “Single Ended Type Ring VCO with a New Delay Cell” for Full Swing Symmetrical Even Phase outputs. To meet the requirements of high-quality performance in portable device systems at low cost, a ring VCO structures of numerous differential delay cells have been commonly implemented in recently developed VCO monolithic integrated chips (ICs). However, compared with ring VCOs of single-ended delay cells, implementing ring VCOs of differential delay cells typically require a larger area, greater power consumption and a tail current circuit. Therefore, determining a method for designing a “Single Ended Ring-type VCO” with a wide tuning range, a small layout area ((without a tail current circuit) and high Signal to Noise Ratio (SNR) is crucial. Therefore, the designed Ring VCO is placed in PLL and simulates the miscellaneous blocks of phase locked loop (PLL). In addition that the proposed VCO with a new delay cell achieved (16.6-33) MHz wide tuning range with full swing symmetrical even phase outputs, which yielded -174.28dbc/Hz phase noise at 1MHz, occupied small layout area with only 5 transistored delay cell and consumed less power approximated to 0.48Megawatts operated at only 1.2V supply voltage in TSMC 180nm deep submicron technology.


Citation
Moulika Devi Vankala, G.P.S Prasanthi," Analog and Digital PLL with Single Ended Ring VCO for “Full Swing Symmetrical Even Phase Outputs””, International Journal of Computer Engineering In Research Trends, Volume 3, Issue 8, August-2016, pp. 441-446


Keywords :

References

   


DOI Link :

Download :
  V3I811.pdf


Refbacks :

Support Us


We have kept IJCERT is a free peer-reviewed scientific journal to endorse conservation. We have not put up a paywall to readers, and we do not charge for publishing. But running a monthly journal costs is a lot. While we do have some associates, we still need support to keep the journal flourishing. If our readers help fund it, our future will be more secure.

Quick Links



DOI:10.22362/ijcert


Science Central

Score: 13.30





Submit your paper to editorijcert@gmail.com