Impact Factor:6.549
 Scopus Suggested Journal: UNDER REVIEW for TITLE INCLUSSION
Login Submit Paper Check Paper Status
IJCERT Journal ISSN(Online):2349-7084

International Journal
of Computer Engineering in Research Trends (IJCERT)

Scholarly, Peer-Reviewed, Open Access and Multidisciplinary


Welcome to IJCERT

International Journal of Computer Engineering in Research Trends. Scholarly, Peer-Reviewed,Open Access and Multidisciplinary

ISSN(Online):2349-7084                 Submit Paper    Check Paper Status    Conference Proposal

Know More
Back to Current Issues

Novel Design of Low Power Comparator Using Reversible Gates

IMMADISETTY SIVA PARVATHI, G.VASANTH RAO, , ,
Affiliations
(M.Tech) VLSI, Dept. of ECE
Assistant Professor, Dept. of ECE Priyadarshini Institute of Technology & Science For Women
:NOT ASSIGNED


Abstract
Reversible logic has shown potential to have extensive applications in emerging technologies such as quantum computing, optical computing, quantum dot cellular automata as well as ultra low power VLSI circuits. The classical logic gates such as AND, OR, EXOR and EXNOR are not reversible. In the existing literature, reversible sequential circuits designs are offered that are improved for the number of the garbage outputs and reversible gates. Minimizing the number of garbage is very noticeable. This paper presents a novel design of reversible comparator using the existing reversible gates and proposed new Reversible BJN gate. All the comparators have been modeled and verified using VHDL and ModelSim. A comparative result is presented in terms of number of gates, number of garbage outputs, number of constant inputs and Quantum cost. The design is useful for the future computing techniques like quantum computers. The proposed designs are implemented using VHDL and functionally investigated using Quartus II simulator.


Citation
IMMADISETTY SIVA PARVATHI,G.VASANTH RAO."Novel Design of Low Power Comparator Using Reversible Gates". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.2, Issue 11,pp.887-892, November- 2015, URL :https://ijcert.org/ems/ijcert_papers/V2I1136.pdf,


Keywords : Advanced computing, Modified Toffoli gate, Reversible arithmetic unit, Reversible logic circuits.

References
[1] R. Landauer, ‚Irreversibility and Heat Generation in the Computational Process‛, IBM Journal of Research and Development, 5, pp. 183- 191, 1961. 
[2] R. Landauer, ‚Irreversibility and Heat Generation in the Computational Process,‛ IBM Journal of Research and Development, Vol. 5, No. 3, 1961, pp. 183-191. 
[3] G. E. Moore, ‚Cramming More Components onto Integrated Circuits,‛ Electronics, Vol. 38, No. 8, 1965.
[4] C. H. Bennett, ‚Logical Reversibility of Computation,‛ IBM Journal of Research and Development, Vol. 17, 1973, 
[5] M. Mohammadi and M. Eshghi, ‚On Figureures of Merit in Reversible and Quantum Logic Designs,‛ Quantum Information Processing, Vol. 8, No. 4, 2009, pp. 297-318. 
[6] D. Maslov and G. W. Dueck, ‚Improved Quantum Cost for n-Bit Toffoli Gates,‛ IEEE Electronics Letters, Vol.39, No. 25, 2003, pp. 1790-1791. 
[7] V. Vedral, A. Bareno and A. Ekert, ‚Quantum Networks for Elementary Arithmetic Operations,‛ 1995. 
[8] R. Feynman, ‚Quantum Mechanical Computers,‛ Optic News, Vol. 11, 1985, pp. 11-20. 
[9] T. Toffoli, ‚Reversible Computing,‛ Tech memo MIT/ LCS/TM-151, MIT Lab for Comp. Sci, 1980. [10] E. Fredkin and T. Toffoli, ‚Conservative Logic,‛ International Journal of Theoretical Physics, Vol. 21 
[11] H. G. Rangaraju, V. Hegde, K. B. Raja and K. N. Muralidhara, ‚Design of Efficient Reversible Binary Comparator,‛International Conference on Communication Technology and System Design, 7-9 December 2011. 
[12] M. H. Azad Khan Md., ‚Design of Full Adder with Reversible Gate,‛ International Conference on Computer and Information Technology, Dhaka, 27-28 December 2002, pp. 515-519. 
[13] H. R. Bhagyalakshmi and M. K. Venkatesha, ‚Design of a Multifunction BVMF Reversible Logic Gate and Its Applications,‛ International Journal of Computer Applications 
[14] H. Thapliyal and N. Ranganathan, ‚A New Design of the Reversible Subtractor Circuit,‛ 2011 11th IEEE International Conference on Nanotechnology, Portland Marriott, 
[15] B. Dehghan, ‚Survey the Inverse Property of Quantum Gates for Concurrent Error Detection,‛ Journal of Basic and Applied Scientific Research, 2013, pp. 603-608.


DOI Link : NOT ASSIGNED

Download :
  V2I1136.pdf


Refbacks : Currently there are no Refbacks

Announcements

Authors are not required to pay any article-processing charges (APC) for their article to be published open access in Journal IJCERT. No charge is involved in any stage of the publication process, from administrating peer review to copy editing and hosting the final article on dedicated servers. This is free for all authors. 

News & Events

Latest issue :Volume 10 Issue 1 Articles In press

A plagiarism check will be implemented for all the articles using world-renowned software. Turnitin.


Digital Object Identifier will be assigned for all the articles being published in the Journal from September 2016 issue, i.e. Volume 3, Issue 9, 2016.


IJCERT is a member of the prestigious.Each of the IJCERT articles has its unique DOI reference.
DOI Prefix : 10.22362/ijcert


IJCERT is member of The Publishers International Linking Association, Inc. (“PILA”)


Emerging Sources Citation Index (in process)


IJCERT title is under evaluation by Scopus.

Key Dates

☞   INVITING SUBMISSIONS FOR THE NEXT ISSUE :
☞   LAST DATE OF SUBMISSION : 31st March 2023
☞  SUBMISSION TO FIRST DECISION :
In 7 Days
☞  FINAL DECISION :
IN 3 WEEKS FROM THE DAY OF SUBMISSION

Important Announcements

All the authors, conference coordinators, conveners, and guest editors kindly check their articles' originality before submitting them to IJCERT. If any material is found to be duplicate submission or sent to other journals when the content is in the process with IJCERT, fabricated data, cut and paste (plagiarized), at any stage of processing of material, IJCERT is bound to take the following actions.
1. Rejection of the article.
2. The author will be blocked for future communication with IJCERT if duplicate articles are submitted.
3. A letter regarding this will be posted to the Principal/Director of the Institution where the study was conducted.
4. A List of blacklisted authors will be shared among the Chief Editors of other prestigious Journals
We have been screening articles for plagiarism with a world-renowned tool: Turnitin However, it is only rejected if found plagiarized. This more stern action is being taken because of the illegal behavior of a handful of authors who have been involved in ethical misconduct. The Screening and making a decision on such articles costs colossal time and resources for the journal. It directly delays the process of genuine materials.

Citation Index

Citations Indices All
Citations 1026
h-index 14
i10-index 20
Source: Google Scholar

Acceptance Rate (By Year)

Acceptance Rate (By Year)
Year Rate
2021 10.8%
2020 13.6%
2019 15.9%
2018 14.5%
2017 16.6%
2016 15.8%
2015 18.2%
2014 20.6%

Important Links

 Home

 Aims and Scope

 Call for Papers

 Instructions for Authors

 Editorial Board

Archive

 Download

 Ethics & Policies

 Publication Ethics and
Publication Malpractice Statement

 Plagiarism Policy

 Copyright, Grants and
Ownership Declaration

 Refund Policy

 Open Access Overview

 Open Access License

 Permissions

Conference Proposal

 Peer Review

 Digital Library

 Register here

 Conference Proposal

 Special Issue Proposal

 Conference Proposal Guidelines

 Upcoming Conference

DOI:10.22362/ijcert