Impact Factor:6.549
 Scopus Suggested Journal: Tracking ID for this title suggestion is: 55EC484EE39417F0

International Journal
of Computer Engineering in Research Trends (IJCERT)

Scholarly, Peer-Reviewed, Open Access and Multidisciplinary

Welcome to IJCERT

International Journal of Computer Engineering in Research Trends. Scholarly, Peer-Reviewed, Open Access and Multidisciplinary

ISSN(Online):2349-7084                 Submit Paper    Check Paper Status    Conference Proposal

Back to Current Issues

Design of Low Power TPG with LP-LFSR

M.Tech Research Scholar, Priyadarshini Institute of Technology and Science for Women
Assistant Professor, Priyadarshini Institute of Technology and Science for Women

This paper presents a novel test pattern generator which is more suitable for built in self test (BIST) structures used for testing of VLSI circuits. The objective of the BIST is to reduce power dissipation without affecting the fault coverage. The proposed test pattern generator reduces the switching activity among the test patterns at the most. In this approach, the single input change patterns generated by a counter and a gray code generator are Exclusive-O Red with the seed generated by the low power linear feedback shift register [LP-LFSR]. The proposed scheme is evaluated by using, a synchronous pipelined 4x4 and 8x8 Braun array multipliers. The System-On-Chip (SOC) approach is adopted for implementation on Altera Field Programmable Gate Arrays (FPGAs) based SOC kits with Nios soft-core processor. From the implementation results, it is verified that the testing power for the proposed method is reduced by a significant percentage.

VINUKONDA SRILATHA,RAKESH K."Design of Low Power TPG with LP-LFSR". International Journal of Computer Engineering In Research Trends (IJCERT) ,ISSN:2349-7084 ,Vol.1, Issue 06,pp.480-484, DECEMBER - 2014, URL :,

Keywords : FPGA, BIST, LP-LFSR, Switching activity

[1]BalwinderSingh, Arunkhosla and SukhleenBindra
"Power Optimization of linear feedback shift
register(LFSR) for low power BIST" , 2009 IEEE
international Advance computing conference(IACC
2009) Patiala,India 6-7 March 2009.
[2]Y.Zorian, "A Distributed BIST control scheme for
complex VLSI devices," Proc. VLSI Test Symp., P.4-
[3]P.Girard," survey of low-power testing of VLSI
circuits," IEEE design and test of computers, Vol.
19,no.3,PP 80-90,May-June 2002.
[4]MechrdadNourani,"Low-transition test pattern
generation for BIST- Based Applications", IEEE
,March 2008.
[5]BOYE and Tian-Wang Li," A novel BIST scheme
for low power testing," 2010 IEEE.
[6]R.S.Katti,X.Y.Ruan , and H.Khattri," MultipleOutput Low-Power Linear feedback shift register
design," IEEE Trans.circuitsSyst.I,Vol.53,No.7,pp1487-1495,July 2006.
[7]P.Girard, L.Guiller, C.Landrault, S.Pravossoudovitch,andH.J.Wunderlich," A
modified clock scheme for a low power BIST test
pattern generator," 19th IEEE proc. VLSI test
Symp.,CA,pp-306- 311,Apr-May 2001.
[8]S.Wang and S.K.Gupta," DS-LFSR: a BIST TPG for
low switching activity," IEEE
design of Integrated circuits and systems, Vol.
21,No.7,pp.842-851,July 2002.
[9]I.Voyiatzis,A.paschalis,D.Nikolos and C.Halatsis,
"An efficient built-in self test method for robust path
delay fault testing," Journal of electronic testing:
Theory and applications Vol.8,No.2,pp-219-222,Apr1996.
[10]S.C.Lei, J.Guo, L.Cao, Z.Ye.Liu, and
X.M.Wang,"SACSR: A low power BIST method for
sequential circuits,: Academic Journal of XI'AN
jiaotong university(English
Edition),Vol.20,no.3,pp.155- 159,2008.
[11]R.H.He,X.W.Li and Y.Z.Gong," A scheme for low
power BIST test pattern generator," micro
electronics& computer,no.2,pp.36-39 Feb.2003.
[12]S.C. Lei, X.Y.Hou ,Z.B.Shao and F.Liang," A class
of SIC circuits: theory and application in BIST
design," IEEE trans. circuits syst. II,


Download :

Refbacks : Currently there are no Refbacks

Quick Links


Science Central

Score: 13.30

Submit your paper to [email protected]